



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/717,917	11/21/2003	Toshihide Tsubata	1035-482	7569
23117	7590	06/13/2008	EXAMINER	
NIXON & VANDERHYE, PC 901 NORTH GLEBE ROAD, 11TH FLOOR ARLINGTON, VA 22203				SHERMAN, STEPHEN G
ART UNIT		PAPER NUMBER		
2629				
			MAIL DATE	DELIVERY MODE
			06/13/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/717,917	TSUBATA ET AL.	
	Examiner	Art Unit	
	STEPHEN G. SHERMAN	2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 10 April 2008.
 2a) This action is **FINAL**. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1,3-9,19-21,25,26,33,34,36 and 37 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1,3-9,19-21,25,26,33,34,36 and 37 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 20 December 2003 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ . |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>11/7/2007;5/22/2008</u> . | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| | 6) <input type="checkbox"/> Other: _____ . |

DETAILED ACTION

1. This office action is in response to the amendment filed 10 April 2008. Claims 1 and 3-9, 19-21, 25-26, 33-34 and 36-37 are pending.

Response to Arguments

2. Applicant's arguments with respect to claims 1 and 3-9, 19-21, 25-26, 33-34 and 36-37 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.

4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
5. Claims 1, 4, 6, 8 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morita et al. (US 6,259,200) in view of AAPA (Page 1, line 8, to page 9, line 2 of the specification and Figures 12 and 13.).

Regarding claim 1, Morita et al. disclose a display device substrate, comprising:
one or more pixel electrodes each of which is provided on each intersection of a signal line and a scanning line that are provided on an insulating substrate (Figure 2 shows the signal lines 10, where the intersecting gate lines are not shown in the figure, but refer to column 4, lines 5-11, and pixel electrodes 14. Column 4, lines 1-5 explain that substrate 1 is an insulating substrate.); and
an interlayer insulating film stacked between the signal line and the pixel electrode (Figure 2 shows that film 12 made of transparent organic resin, which is insulative, between the signal line and pixel electrode. See column 4, lines 31-32.),
wherein in view of a vertical direction with respect to a surface of the insulating substrate, the signal line is provided on an area on which the pixel electrode is not provided, and a gap is provided between the signal line and the pixel electrode (Figure 2 shows that the signal lines 10 are provided on an area that the pixel electrodes 14 are not provided and column 4, lines 47-50.); and

wherein the signal line is covered by a light shielding film that is provided on the signal line (Figure 2 shows that the signal line 10 is covered by the light shielding film 5 in view of the direction of the backlight.);

wherein the interlayer insulating film is provided on the light shielding film (Figure 2 shows that the interlayer insulating film 12 is provided on the light shielding film 5.);

wherein the pixel electrode is provided on the interlayer insulating film (Figure 2 shows that the pixel electrode 14 is on the film 12.); and

wherein in view of a vertical direction with respect to the surface of the insulating substrate, a surface of the signal line and the gap provided between the signal line and the pixel electrode are covered by the light shielding film (), and

wherein the gap includes an area in which no voltage is applied to a region between the pixel electrode and the signal line (Figure 2 shows that in the gap between the signal line 10 and the pixel electrode 14, there is only a film 12 provided, which has no voltage applied to it, and thus there is not voltage applied to a region between the two.).

Morita et al. fail to teach that the light shielding film has an insulating property.

AAPA discloses of a light shielding film having an insulating property (Figure 13 shows that light shielding film 108 covers the signal line 102, and is explained to have an insulating property on page 6, lines 4-9.).

Therefore it would have been obvious to “one of ordinary skill” in the art at the time the invention was made to make the light shielding film taught by Morita et al. have an insulating property as taught by AAPA such that the light shielding film can allow for

the shading area along the signal line to be reduced, while also reducing the stray capacitance caused by using a metal black mask.

Regarding claim 4, Morita et al. and AAPA disclose the display device substrate as set forth in claim 1.

Morita et al. also disclose a display device substrate further comprising:
an active element provided on each intersection of the signal line and the scanning line (Figure 8 shows the TFT 3 found at the intersection.);
the light shielding film provided so as to cover at least a surface of the signal line among the signal line, the active element, and the scanning line (Figure 2 shows light shielding film 5 covering at least a surface of the signal line 10.), wherein
in view of the vertical direction with surface of the insulating substrate, respect to the a gap between the pixel electrodes which are adjacent to each other with the signal line there between is covered by the light shielding film (As explained above, there is a gap in the vertical direction between the pixel electrodes 14 with the signal line 10 in between and covered by the light shielding film 5.).

Regarding claim 6, Morita et al. and AAPA disclose the display device substrate as set forth in claim 1.

Morita et al. also disclose a display device substrate further comprising:
an active element provided on each intersection of the signal line and the scanning line (Figure 8 shows the TFT 3 found at the intersection.); and

the light shielding film provided so as to cover at least a surface of the signal line among the signal line, the active element, and the scanning line (Figure 2 shows light shielding film 5 covering at least a surface of the signal line 10.), wherein

in view of the vertical direction with respect to the surface of the insulating substrate, (i) the light shielding film which covers the surface of the signal line film and (ii) the pixel electrode overlap with each other (As explained above the light shielding film 5 which covers the signal line 10 overlaps with the pixel electrode 14 as well.).

Regarding claim 8, Morita et al. and AAPA disclose the display device substrate as set forth in claim 1.

Morita et al. also disclose a display device substrate further comprising:
an active element provided on each intersection of the signal line and the scanning line (Figure 8 shows the TFT 3 found at the intersection.);
a contact hole for allowing the active element and the pixel electrode to be in contact with each other (Figure 6, element 8 shows the contact hole.); and
a light shielding film provided so as to cover surfaces of the active element, the signal line, and the scanning line (Figure 6 shows light shielding film 62.), wherein
in view of the vertical direction with respect to the surface of the insulating substrate, (i) the light shielding film which covers the surface of the signal line film and (ii) the pixel electrode overlap with each other (As explained above the light shielding film 5 which covers the signal line 10 overlaps with the pixel electrode 14 as well.).

Regarding claim 20, Morita et al. and AAPA disclose a liquid crystal display device, comprising the display device substrate as set forth in claim 1 (Figure 7 of Morita et al.).

6. Claims 3, 5, 7 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morita et al. (US 6,259,200) in view of AAPA (Page 1, line 8, to page 9, line 2 of the specification and Figures 12 and 13.) and further in view of Zhang et al. (US 6,396,470).

Regarding claims 3, 5, 7 and 9, Morita et al. and AAPA disclose the display device substrate as set forth in claims 2, 4, 6, 8, 10, 13 and 16.

Morita et al. and AAPA fail to teach wherein the light shielding film is made of resin having an insulating property.

Zhang et al. disclose of a light shielding film made of resin having an insulating property (Column 12, lines 54-63 explain that the light shielding film shown in Figure 8 is an insulating black resin.).

Therefore it would have been obvious to “one of ordinary skill” ion the art at the time the invention was made that the light shielding film taught by the combination of Morita et al. and AAPA be made of an insulating resin as taught by Zhang et al. in order to allow the light shielding film to be formed in a desired area without using a resist mask.

7. Claims 19, 21, 25-26, 33-34 and 36-37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morita et al. (US 6,259,200) in view of AAPA (Page 1, line 8, to page 9, line 2 of the specification and Figures 12 and 13.) and further in view of Sato (US 5,446,562).

Regarding claim 19, Morita et al. and AAPA disclose the display device substrate as set forth in claim 1.

Morita et al. and AAPA fail to explicitly teach wherein the gap is set to be within a range of from not less than 1 μ m to not more than 20 μ m.

Sato discloses from column 1, line 59 to column 2, line 11 that when the gap between the pixel electrode and the signal line is narrow, there is a problem of a coupling capacitance/crosstalk and disorder of the orientation of the liquid crystal, i.e. display unevenness, but that when the gap between the signal line and pixel electrode is widened, that the aperture ratio is considerably lowered.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made it apply the teachings of Sato to the device taught by the combination of Morita et al. and Kim et al., such that the gap taught by Morita et al. is optimized to a value within the range that best accounts for the trade-off between display unevenness and aperture ratio in order to provide for the best display characteristics possible.

Regarding claim 21, please refer to the rejection of claim 1, and furthermore it would be inherent that there are plural pixel electrodes.

Morita et al. and AAPA fail to teach of a size of the gap is related to a desired $\Delta\Delta\beta$ value which is interrelated with display unevenness, the $\Delta\Delta\beta$ value is turn being related to a difference in parasitic capacitance between the pixel electrode and the signal line and affecting a difference in an effective value (V_d) of pixel potential of the pixel electrode.

Sato discloses from column 1, line 59 to column 2, line 11 that when the gap between the pixel electrode and the signal line is narrow, there is a problem of a coupling capacitance/crosstalk and disorder of the orientation of the liquid crystal, i.e. display unevenness, and also explain that the display unevenness is related to capacitance between the pixel electrode and signal line and effects the pixel potential.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made it apply the teachings of Sato to the device taught by the combination of Morita et al. and Kim et al., such that the gap taught by Morita et al. is optimized to a value in accordance with display unevenness in order to provide for the best display characteristics possible.

Regarding claim 25, Morita et al., AAPA and Sato disclose a display device substrate as set forth in claim 21.

AAPA also disclose a display device substrate wherein the light shielding film covers a signal line associated with a first pixel electrode and is overlapped by a second

pixel electrode (Figure 13 shows pixel electrode 103 and pixel electrode 103', respectively), the first pixel electrode being directly driven by the signal line and the second pixel electrode not being directly driven by the signal line (Pixel electrode 103 is connected to the drain and therefore is directly driven and since 103' is not connected it is not directly driven.).

Morita et al. also disclose of a display device wherein an overlap of the second pixel electrode and the light shielding film having a width y (Figure 2 shows that there is an overlap between the pixel electrode 14 and the light shielding film 5 that has some width.).

Morita et al. and AAPA fail to teach wherein y is not less than 0.6 μm and not more than 5 μm , however, since this is not disclosed as being essential to the invention, it would have been an obvious design choice to "one of ordinary skill" in the art at the time the invention was made to optimize the overlap to a desired width in order to provide the best display characteristics possible.

Regarding claim 26, Morita et al., AAPA and Sato disclose a display device substrate as set forth in claim 21, wherein the desired $\Delta\Delta\beta$ value is not more than 0.08 (It would be inherent that the value would be less than 0.08 in order to provide an optimal display.).

Regarding claim 33, please refer to the rejection of claims 21-22, and furthermore AAPA also disclose a display device substrate wherein the light shielding

film having an insulating property covers a signal line associated with a first pixel electrode and is overlapped by a second pixel electrode (Figure 13 shows pixel electrode 103 and pixel electrode 103' respectively), the first pixel electrode being directly driven by the signal line and the second pixel electrode not being directly driven by the signal line (Pixel electrode 103 is connected to the drain and therefore is directly driven and since 103' is not connected it is not directly driven.).

Morita et al. also disclose of a display device wherein an overlap of the second pixel electrode and the light shielding film having a width y (Figure 2 shows that there is an overlap between the pixel electrode 14 and the light shielding film 5 that has some width.) and whereby a gap of width x is provided between the signal line and the pixel electrode (Figure 2 shows that there is a gap between the pixel electrode and the signal line that has some width.).

Morita et al. and AAPA fail to teach wherein y is not less than 0.6 μm and not more than 5 μm , however, since these ranges are not disclosed as being essential to the invention, it would have been an obvious design choice to "one of ordinary skill" in the art at the time the invention was made to optimize the overlap and gap to desired widths in order to provide the best display characteristics possible.

Morita et al. and AAPA fail to teach wherein the gap between the signal line and the pixel electrode is set to be within a range of from not less than 1 μm and not more than a value at which display unevenness is not sufficiently improved relative to aperture ratio.

Sato discloses from column 1, line 59 to column 2, line 11 that when the gap between the pixel electrode and the signal line is narrow, there is a problem of a coupling capacitance/crosstalk and disorder of the orientation of the liquid crystal, i.e. display unevenness, but that when the gap between the signal line and pixel electrode is widened, that the aperture ratio is considerably lowered.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made it apply the teachings of Sato to the device taught by the combination of Morita et al. and AAPA, such that the gap taught by Morita et al. is optimized to a value to account for display unevenness and aperture ratio in order to provide for the best display characteristics possible.

Regarding claim 34, this claim is rejected under the same rationale as claim 4.

Regarding claim 36, please refer to the rejection of claim 21, where as explained above, Sato discloses that capacitance increases as the gap narrows, i.e. without a gap capacitance is created between the pixel electrode and the signal line, thus any gap would reduce this capacitance.

Regarding claim 37, this claim is rejected under the same rationale as claim 19.

Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to STEPHEN G. SHERMAN whose telephone number is (571)272-2941. The examiner can normally be reached on M-F, 8:00 a.m. - 4:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Stephen G Sherman/
Examiner, Art Unit 2629

/Amr Awad/
Supervisory Patent Examiner, Art Unit 2629

2 June 2008